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A Pspice-based Design of DC-DC Converter 
3'.! . Systems ). 
Nik Din Muhamad, Abdul Halim Mohd Yatim, Senior Member, IEEE, and Abd Jaafar Shafie 
Absiract-A new approach to using Pspice in designing dc- 
dc converter systems I s  introduced in this papcr. I n  this ncw 
approach, the power stage and control loop design equations 
arc programmed in Pspice. For this purpose, an option 
available in Pspice called Analog Behavioral Modeling (ABM) 
is used. By doing so, the parameter of power stage and the 
component values of the error amplifier can be ensily 
obtained by means of Pspice DC analysis. The methodology of 
development i s  presented in some detail. A design example is 
included to demonstrate the effectiveness of the proposed 
approach In designing dc-de converter systems. 
I d e r  Terms-Computer-aided design, Psplce, Control loop 
design, DC-DC Converter, Small-signal model. 
I. INTRODUCTION 
In designing dc-dc converter systems, there are two 
requirements to be satisfied: steady-state and dynamic. The 
steady-state requirements can be satisfied by properly 
choosing the parameters of the power stage. The dynamic 
requirements can be met by using an appropriate controller. 
There are a number of well-documented techniques and 
guidelines available for designing dc-dc converter systems 
[ 1-51. Today, most dc-dc converter system design is carried 
out with the aid of a computer-aided circuit analysis 
program such as Pspice. However, the use of Pspice is 
limited to validation of circuit designs. A dc-dc converter 
design usually needs some theoretical analysis and 
calculation. This makes another calculation software, such 
as Mathcad, used along with Pspice in the process of design. 
The use of another software besides Pspice causes the 
process of design to be somewhat inconvenient and 
inefficient. 
In this paper we demonstrate that Pspice alone can be 
used to design dc-dc converter systems. The design 
equations can be programmed in compact form in Pspice. 
For this purpose, an option available in Pspice called Analog 
Behavioral Modeling (ABM) is used. Both steady-state and 
dynamic design equations are programmed. A set of design 
equations can be made as a subcircuit model and stored in 
Pspice's library. In this manner, the design equations can be 
treated as a library component, making it easy to use. The 
presence of design equations programmed in Pspice make a 
new approach to using Pspice simulator in process of 
design. This approach includes both design as well as 
simulation tools thus making extensive use of Pspice in  dc- 
dc converter design cycle. Moreover, both the flexibility and 
capability of Pspice as a stand-alone program can be 
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enhanced. This approach will facilitate the design of dc-dc 
converter systems in Pspice and it will make the design 
more convenient and efficient. 
Throughout this paper, a buck converter with voltage 
mock conlrol is uscd as an cxamplc to dcvclop and to vcriry 
the design procedure. The general procedure, however, can 
still be readily extended to include other converters with 
different control schemes provided that their transfer 
functions and design equations are available. 
This paper is actually an extension to our previous 
paper [6]. The power stage design equations, which were 
excluded in the previous paper, are included in this paper. 
11. DESIGN PROCESS 
. The buck converter with voltage mode control is shown 
in Fig. 1. This converter is used to illustrate the design 
process and demonstrate its feasibility for power supply 
design. The converter system comprises the power stage, the 
compensator and the PWM modulator. The converter is 
operating in continuous conduction mode. 
A. Power Siuge, PWM modulator and Controller 
Using the averaging and linearization techniques, .the. 
control-to-output transfer function of the buck converter 
including PWM modulator, can be obtained as 
where 
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Fig. 1. Buck converter with voltage mode control. The compensator used is 
t ~ ~ e - 3  error amplifier. . 
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For the circuit in Fig. I the power stage has the 
following parameters: V, = 12 V, V, = 5V, R = 1.25 0, RI = 
50 rtd-2. The power stage design parameters. are inductance 
Lr, capacitance, Cr and ESR of capacitor, F&. The peak 
value of sawtooth voltage, V,, for the PWM modulator is 
assumed to be 3 V. The compensator network consists o f  
R1, R2, R3, I&b, C1, C2, C3 and V,r. We assume that the 
value of V,fis 2. SV, hias is 10 kR and the rest are design 
parameters , 
B. Power Stage Design Equations 
The values of Lf , C ,  and R ~ R  determine CCM of 
operation and a prespecified peak-to-peak output voltage 
ripple. For a given switching frequency, power stage 
components 4 C, and R E ~ R  may be selected to meet the 
following criteria: 
1) The value of inductance is chosen to assure CCM. 
To maintain CCM down to one-fifth output current 
I,, the minimum value for Lf is 
where Yo, /s, R, and D are the output voltage, 
switching frequency, load resistance and steady 
state duty ratio respectively. 
2) Capacitance C, i s  determined from maximum 
allowable peak-to-peak output ripple voltage Vp,, = 
Avc considerations: 
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Among popular loop shaping method in power electronic 
applications is K-factor approach, introduced in [4]. The 
main features of K-factor approach are that the pole-zero 
placement and resultant circuit component values can be 
obtained without trial-and-error. This is one of the reasons 
why the K-factor approach is widely accepted by many 
researchers [9-121. Since the analysis of the control loop 
design equations using K-factor approach in Pspice has been 
published earlier [6] we repeat here, for the sake of brevity, 
only the essential. 
The type-3 error amplifier is commonly used for 
compensation of buck, boost and buck-boost circuits due to 
its ability to provide the phase boost, Obboosl: 
The transfer function of the type-3 error amplifier i s  given 
by 
where U,, is the desired crossover frequency, K is the pole 
frequency and zero frequency control factor. The value of K 
can be adjusted depending on the phase boost ( 0 h m S I )  
required to make the phase compensation. To use the K- 
factor approach, the crossover frequency, f,,, must be 
chosen, and then the gain, A,, and the phase, 0,,, of power 
stage at f,, must be found. In short, the computation 
procedures of K-factor approach are as follows: 
, 
. 
Avc 2 *'yc.c + A Y C . E S R  
where AV=,< is the AC component of  the voltage 
across the ESR and AV,,BR is the AC component 
voltage across the filter capacitance. However, it is 
independent of the voltage across the filter 
capacitor and i s  determined only by the ripple 
voltage of the ESR if [7] 
1. Calculate the gain, A,, and the phase, 0,,, of power 
stage at fco: 
(7)  
Gco/pJ 
ipqqg 
1-[21 
. 
known that the peak-to-peak ripple voltage is 
A, = l:l 
c, LC,, = m x  -,- W C O  
B O O  
(8) 4m = tan-' ~ W C O  - 
( lLr:T :;*) ( 3 )  
"r 3) The peak-to-peak voltage ripple, Avc, is usually 
given as a percentage of the output voltage, 
typically equal or less than 1%. If the condition 
described by (3) is satisfied, the ESR of capacitor 
for the prespecified peak-to-peak voltage ripple i s  
2. By knowing A, and O,, and specifylng the phase 
margin, PM, the phase boost required can be calculated 
as 
@h, == PM -90" -bco (9) 
(4) 
AV, I, L 
v, (1 -Dm ) RES 2 
L: Compensator Design Equations 
The loop shaping approach is simple and effective for 
dealing with the plants having complex dynamic behavior. 
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currents, and simulation time) using the controlled current 
and voltage sources (G and E devices). ABM can also be 
used to solve system of linear and nonlinear algebraic 
equations as well as systems of complex, transcendent and 
ordinary, differential equations in their implicit or explicit 
form. In each case, the equations are converted into 
electrical circuits and solved by Pspice with a DC analysis 
for only algebraic equations or a transient analysis for 
systciils of algsbraic and differential cquations. Editirig tlic 
input file of Pspice is relatively more comfortable than 
programming in MATLAB, C or other program languages. 
To implement the equations in Pspice, all variables are 
coded into voltages. T h e  relevant equations are represented 
by dependent sources that are function or the coded 
variables and constants. There are two parts of design 
equations to be programmed in Pspice: power stage and 
control loop. The power stage design equations to be 
programmed are equations (2)-(4), while the control loop 
design equations are equations (7)-(19). All the equations 
are implemented in Pspice by using the .PAMM statcrncnl. 
By using the .PARAM statement we can create parameters 
and assign algebraic mathematical expressions to it. To 
enable the related parameters available In schematic, ABM 
parts are used. The complete Pspice listing of design 
equations is given in Appendix. 
3. Then, K-factor is calculated as 
4. The b o  poles of the compensator are located at 
5. The two zeros o f  the compcnsator arc locaied at 
WZI2 = fim, 
G .  TIie integrator gain of the compensator is 
_ .  
It is important to point out that this design procedure is 
general in the sense that it can be used to any suitable 
application. For specific application, this design procedure 
must be suited to the requirements of those applications. In 
tlic cxc of buck coiivcttcr, an itnpurbaiil constraint is that 
the crossover frequency must be less than one-fourth of the 
switching frequency. This constraint is required to avoid the 
large signal instability [l]. The design of compensator 
follows the design of power stage because power stage 
parameters, such as filter inductance, capacitance, and ESR 
of capacitance, are needed. The next step is to convert the 
obtained values of poles and zeros to the component values 
of compensator. This is a straightforward process. Basically, 
the conversions occur as folIows: 
(141 
The Pspice simulator is provided with an extension 
called Analog Behavioral Modeling (ABM), With ABM the 
simulator can be used like a programming language and to 
solve general mathematical problem by translating them to 
an clcclrical c h d .  ABM in Pspice is able to evaluale 
expressions that are functions of circuit variables (voltages, 
V. DESIGN EXAMPLE 
A design example is used to demonstrate the 
effectiveness of the proposed approach in designing dc-dc 
converters. The example i s  a buck converter operated in 
continuous conduction mode with the switching frequency, 
f, =lOOkHz. The only known parameters are: input voltage 
V, = 12V, output voltage, V, = 5V, sawtooth peak voltage 
of PWM modulator, V, = 3V, reference voltage, Vrcf= 2 . W .  
The value of i s  chosen arbitrarily as 10 !4. For the 
control loop design, the crossover frequency, f,, is chosen as 
fJ6 and the phase margin is chosen as 60". This is a typical 
specification to design the compensator o f a  buck converter. 
All the given parameters above serve as inputs to the 
programmed design equations. It outputs the following 
parameters: Lf, Cb RmR, C1, C2, C3, RI,  R2, and R3. Since 
Pspice simulator always performs bias point analysis before 
performing other analysis, these values can be passed to 
other circuit models in order to perform the other analysis 
such as transieut and fiequency response. By doing so, the 
design phase and the verification pliase sccin to be 
simultaneously performed by Pspice. Obviously, this is one 
of the advantages to program the design equations in Pspice. 
In this design example, the design parameters were 
passed to the averaged circuit models to perform frequency 
response and transient analysis. The design parameters were 
also passed to the switching detailed model to perform 
transient analysis (cycle-by-cycle simulation). The result of 
dcsign parariieters obtained by bias poilit analysis of I'spicc 
is shown in Fig. 2. It can be seen from the result that all the 
obtained parameters were given in volt due to all the 
variables were already coded into voltages. 
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CI 
Fig.2. The result ofbias point analysis of Pspice gives design parameten. 
Using averaged circuit model, frequency response of 
loop-gain based on the averaged circuit model was 
simulated by Pspice AC analysis. The result is shown in Fig. 
3. From the bode plot, we can see that the crossover phase is 
-1  19.6", indicating stable operation with PM of 60.4". The 
crossover kequency is at 16.623 kHz. The differences 
between the desired values (PM. = 60.0" and f,, = 
16.667kHz) and the results of Pspice are fairly small. 
I 
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Fig. 3. Bode plot of loop-gain (gain in dB and phase in degree) 
Transient analysis of the output voltage and the 
inductor current based on the averaged circuit and switching 
detailed models are shown in Fig. 4 and 5 ,  respectively. 
Both the results of the averaged and switching detailed 
model (actual) are superimposed in the same graphs for 
comparison. It can be seen that, both the waveforms agree 
very well. To evaluate the performance of the system, load 
steps were performed. The load steps were programmed to 
step down ai 9.0 m (from 4A to IA) and to step up at 9.5 
ms (from 1A to 4A). It can be seen that the step responses 
of the inductor current and the output voltage refleqt the 
behavior of a system with phase margin of about 60°, 
verifying our design. 
I . I Y  
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113. 
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Fig. 4. Load step responses of the output voltage 
In ordet to make the design equations easy to use, i t  was 
made as a subcircuit model and stored in Pspice's library. 
In this manner, the design equations are treated as a library 
component. 
r , r  
. Inlr", . ,111) 
Fig. 5 .  Load stcp responses or the inductor current 
V. CONCLUSION 
A new approach to using Pspice in designing dc-dc 
converter system has been introduced. In this new approach, 
the power stage and control loop design equations are 
programmed in Pspice. The design parameters have been 
easily obtained by means of Pspice DC analysis. The 
extension of this approach to other converters and control 
schemes like peak current mode (PCM), Average current 
conuol (ACC) and power factor correction (PFC) is 
straightfonvard provided that there exist small-signal 
models and design procedures. 
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VII. APPENDIX 
Pspice Listing for Power Stage and Control Loop Design Equations 
. .  L ‘  ,i $1: 
Power Stage and Control Loop Design Equations 
PARAMETERS: PARAMETERS: 
Pi 3.14159265 w (2’pi’f) 
Mag-Buck-ZESR = [SQRT( (1 +(w’w)/(wesr’wzesr)))) 
wesr = (l/(Resr’C)) 
Ph-Buck-Zesr = {atan(wkesr)’l8O/pi) 
wco = I2’oi’fco) 
[41 
PI 
r61 
vp.3 
f {fco) 
Vref = 2.5V 
fs = lODk 
fco = 16.666k 
PARAMETERS: 
wi = (w/(Aco’kN 
wpli = iw’sqriik)} . . 
wzl2 = {w/sqrt(k)} 
PAMETER$’ . 
Mag-Buck-LC = ((VgNpySQRT(((w/(a‘))’(w&!’w)))+( 1-(w’w/(wo’wo)))’(l-(w’w/(wo’wo))))) 
Ph Buck LC raw = (-atan( w/(Q’wo 41- w*w (wo’w0)))’180/ i) 
PhBuckILC-= {IF((, - ( ( ~ * w ~ ( w o ’ w o & c O . h ~ u ~ ~ - ~ ~ - ~ w - , ~ , ~ ~ - ~ u ~ ~ - ~ C - r a w ) )  
~ ~~ 
Q {Rl(wo’L)) 
WO = (I/SQRT(L*C)] 
PARAMETERS: 
PowerSla e = {Mag-Ehck-LC*MagLBuck-Zesr) 
Pn-rowerslage {Ph-Buck-ZesrtPh-Buck-LC) 
PARAMEQERS: 
PARAMETERS: PARAMETERS: 
vg = 12 Mag-Buck-LC-at-fco ((vgNpySQRT(((wco/(Q‘wco))’(wcoJQ+wco)))+( l-(wco*d(wo*wo)))*( 1-(wco’wco/(wo’wo))))) 
V0.5 Mag-Buck Zesr at fco 8 (SQRT((l+ wco’wco (wzesr‘wzesr) )} 
R = 1.25 Mag-BuckIfco =-~Mag-~uck-~C_a,!co’~~g~uck_Zesr_aCt)coJ 
PARAMETERS: PARAMETERS: PARAMETERS: PARAMETERS: 
PM = 60 
Aco {PowerStage} 0 = (v 9) 
Pco = {Ph-Powerstage} 
k ((Tan(((PboosU4)+45)”pi1180))’(Tan(((PboosU4)+45)’pV1 SO))) 
PbOOSl= {PMBO-Pco} 
Lmln = 5*(Vg Vo)+D/~(PlUlO)’fs’Vo/R)) 
PIL = 20 
Cmln = {max((l-D)/(2’Rc’fs),D/(2’Rc’fa))} Vr {PVc‘Voli OO} 
PIL: Percentage of Inductor Current 
PVC: Percentage of Capacitor Voltage 
d n -  Rc (fs’LminVrl(Vo*(l-D))) PVC 1 
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